

Preliminary
Technical Brief
**2.4 GHz Low Power
Wireless Data Transceiver for
Bluetooth™ Applications**

The MC13180 2.4 GHz Low Power Wireless Data Transceiver for Bluetooth is a part of the comprehensive Bluetooth platform from Motorola that provides a complete, low-power Bluetooth Radio System for Bluetooth Class 1 or 2 power systems. The design is based on Motorola's third-generation Bluetooth architecture that has set the industry standard for interoperability, complete functionality, and compliance with the Bluetooth specification. When combined with a specified Motorola baseband controller such as the MC71000, a complete Bluetooth solution can be realized.

The MC13180 provides a unique combination of sensitivity, excellent C/I performance, and low power consumption. These performance parameters are extremely important to maintaining a robust link in high RF interference environments like mobile phones, high density Bluetooth networks, 802.11b networks, microwave ovens, etc.

- Power Supply Range: 2.5 to 3.1 V
- Low Current Drain in Transmit (29 mA Peak) or Receive (37 mA Peak) Mode
- Power Down Modes for Power Conservation
- Minimum External Components
- Low IF Receiver with On-Chip Filters
- Fully Integrated Demodulator with A/D
- Direct Launch Transmitter
- Multi-Accumulator, Dual-Port, Fractional-N Synthesizer
- RSSI with A/D
- Crystal Independent (12 to 15 MHz) Reference Oscillator or 12 to 20 MHz if supplied externally

MC13180



Package Information


Plastic Package
Case 1314
(QFN-48)

Ordering Information

Device	Operating Temperature Range	Package
MC13180	T _A = -20 to 85°C	QFN-48

1 Block Diagram

Figure 1. Simplified Block Diagram



Maximum Ratings

Rating	Symbol	Value	Unit
Supply Voltage			V
V_{CCRF}		3.2	
V_{DDINT}		3.2	
Junction Temperature	T_J	150	°C
Storage Temperature Range	T_{stg}	-60 to 150	°C

NOTE: Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the limits in the Electrical Characteristics tables or Contact Descriptions section.

Recommended Operating Conditions

Characteristic	Symbol	Min	Typ	Max	Unit
Power Supply Voltage	V_{CCRF}	2.5	2.7	3.1	Vdc
Power Supply Voltage, Logic Interface ($V_{DDINT} \leq V_{CCRF}$)	V_{DDINT}	1.65	-	V_{CCRF}	Vdc
Input Frequency	f_{in}	2.4	-	2.5	GHz
Ambient Temperature Range	T_A	-20	25	85	°C
Ref Osc Frequency Range (only integral multiples of 20 kHz may be used)	f_{ref}				MHz
With Crystal		12	13	15	
External Source		12	-	20	

Digital DC Electrical Specifications ($V_{CCRF} = 2.7 \text{ Vdc}$, $V_{DDINT} = 2.5 \text{ Vdc}$, $T_A = 25^\circ\text{C}$, Reference Crystal = 13 MHz, Register bit settings according to specified defaults in Figure 4, unless otherwise noted. See Figure 3 Test Circuit.)

Characteristics	Symbol	Min	Typ	Max	Unit
Supply Current $\overline{\text{RES}}$, $\overline{\text{CE}}$, SDATA, SCK, RFDATA, RTXEN, $V_{in} = 0 \text{ V}$ or 2.5 V	I_{CCINT}	–	2.0	–	μA
Radio Power Supply Current, Sleep Mode	$I_{CCRFsleep}$	–	2.0	–	μA
Radio Power Supply Current					mA
Transmit, 1 Slot	$I_{CCRFtx1}$	–	23	–	
Transmit, 3 Slot	$I_{CCRFtx3}$	–	27	–	
Transmit, 5 Slot	$I_{CCRFtx5}$	–	28	–	
Transmit, Continuous	$I_{CCRFtxc}$	–	29	–	
Radio Power Supply Current					mA
Receive, 1 Slot	$I_{CCRFrx1}$	–	30	–	
Receive, 3 Slot	$I_{CCRFrx3}$	–	34	–	
Receive, 5 Slot	$I_{CCRFrx5}$	–	35	–	
Receive, Continuous	$I_{CCRFrx c}$	–	37	–	
Output Voltage Low SDATA, CLK, FS, RFDATA $I_{Load} = 0 \mu\text{A}$ $I_{Load} = 100 \mu\text{A}$	V_{OL}				mV
		–	20	–	
		–	TBD	–	
Output Voltage High SDATA, CLK, FS, RFDATA $I_{Load} = 0 \mu\text{A}$ $I_{Load} = 100 \mu\text{A}$	V_{OH}				V
		–	2.48	–	
		–	TBD	–	
Output Voltage Low EPAEN, GPO $I_{Load} = 0 \mu\text{A}$ $I_{Load} = 100 \mu\text{A}$	V_{OL}				mV
		–	20	–	
		–	TBD	–	
Output Voltage High EPAEN, GPO $I_{Load} = 0 \mu\text{A}$ $I_{Load} = 100 \mu\text{A}$	V_{OH}				V
		–	2.68	–	
		–	TBD	–	
Input Voltage Low $\overline{\text{RES}}$, $\overline{\text{CE}}$, SDATA, SCK, RFDATA, RTXEN	V_{IL}	–	0	–	V
Input Voltage High $\overline{\text{RES}}$, $\overline{\text{CE}}$, SDATA, SCK, RFDATA, RTXEN	V_{IH}	–	V_{DDINT}	–	V
Input Current $\overline{\text{RES}}$, $\overline{\text{CE}}$, SDATA, SCK, RFDATA, RTXEN, $V_{in} = 0 \text{ V}$ or 2.5 V	I_{in}	–	± 1.0	–	μA

EPA DAC Electrical Specifications ($V_{CCRF} = 2.7 \text{ Vdc}$, $V_{DDINT} = 2.5 \text{ Vdc}$, $T_A = 25^\circ\text{C}$, Reference Crystal = 13 MHz, Register bit settings according to specified defaults in Figure 4 except R11/7 = 1, unless otherwise noted.)

Characteristics	Symbol	Min	Typ	Max	Unit
Output Voltage EPADAC, $I_{Load} = \pm 100 \mu\text{A}$ PADAC = 000000 PADAC = 100000 PADAC = 111111	V_{out}				V
		–	0.02	–	
		–	1.60	–	
		–	2.68	–	
Resolution	RESOL	–	6	–	Bits
Linearity	INL	–	± 1.0	–	LSB
Supply Current	I_{CCDAC}	–	300	–	μA

Digital AC Electrical Specifications ($V_{CCRF} = 2.7$ Vdc, $V_{DDINT} = 2.5$ Vdc, $T_A = 25^\circ\text{C}$, Reference Crystal = 13 MHz, Register bit settings according to specified defaults in Figure 4, unless otherwise noted. See Figure 3 Test Circuit.)

Characteristics	Symbol	Min	Typ	Max	Unit
Propagation Delay, RTXEN to FS, receive mode	T_{prop}	–	172	–	μS
Strobe Delay, RTXEN to RFDATA, transmit mode	T_{stb}	–	Tx Sync Delay + 0.5	–	μS
Hold Time, RTXEN to RFDATA, transmit mode	T_{hold}	–	4.0	–	μS
Transmit Latency, RTXEN to PAout, transmit mode	$T_{\chi LAT}$	–	Tx Sync Delay + 2.5	–	μS
Tx Sync Delay	TXsync	172	–	192	μS
CLK Duty Cycle	TDuty	30	40/60	70	%

Receiver AC Electrical Specifications ($V_{CCRF} = 2.7$ Vdc, $V_{DDINT} = 2.5$ Vdc, Desired $RF_{in} = 2.441$ GHz @ $f_{dev} = 160$ kHz, Interferer $f_{dev} = 160$ kHz, Modulation = GFSK, BT = 0.5, Bit Rate = 1.0 Mbps, Modulating data for desired signal = PRBS9, Modulating data for interfering signal = PRBS15, Measured BER < 0.1%, Reference Crystal = 13 MHz, Register bit settings according to Figure 4, unless otherwise noted. Measurements made from LNAin to Recovered Data out. See Figure 3 Test Circuit.)

Characteristics	Symbol	Min	Typ	Max	Bluetooth Specification	Unit
Receiver Sensitivity $T_A = 25^\circ\text{C}$ $T_A = -20$ to 85°C	$SENS_{min}$	–	–84 –78	–75	≤ -70	dBm
Receiver Sensitivity degradation in the presence of a dirty transmitter		–	–3.0	–		dB
Maximum Usable Signal Level	$SENS_{max}$	–	–14	–	≥ -20	dBm
Co-Channel Interference @ –60 dBm	C/I co	–	7.5	–	≤ 11	dB
Adjacent Interference Adjacent (± 1 MHz) Interference @ –60 dBm Adjacent (± 2 MHz) Interference @ –60 dBm Adjacent (≥ 3 MHz) Interference @ –67 dBm	C/I 1MHz C/I 2MHz C/I ≥ 3 MHz	–	–8.0 –37 –46	–	≤ 0 ≤ -30 ≤ -40	dB
Image Frequency Interference @ –67 dBm	C/I image	–	–17	–	≤ -9.0	dB
Adjacent Interference to In-Band Image Frequency @ –67 dBm	C/I image ± 1	–	–33	–	≤ -20	dB
Spurious Response Frequencies		–	2	–	5	
Intermodulation Performance [Note 1]		–	–32	–	≥ -39	dBm
Receiver Spurious Emissions 30 MHz to 1.0 GHz 1.0 GHz to 12.75 GHz		–	–72 –74	–	≤ -57 ≤ -47	dBm
Receiver Blocking Performance 30 MHz to 2.0 GHz (1.999 GHz) 2.0 to 2.4 GHz (2.001 GHz) 2.4 to 3.0 GHz (2.401 GHz) 3.0 to 12.75 GHz (3.001 GHz)		–	–16 –16 –16 –3.0	–	≥ -10 ≥ -27 ≥ -27 ≥ -10	dBm
RSSI Conversion Value, (R4/6 and R9/8 = 1) RF level at LNA input to maintain conversion value of: 0000 (binary) 1000 1111	RSSI	–	–40 –55 –70	–		dBm

NOTE: 1. Measured at $f_2 - f_1 = 5.0$ MHz in accordance to Bluetooth specification.

Receiver AC Electrical Specifications (continued) ($V_{CCRF} = 2.7$ Vdc, $V_{DDINT} = 2.5$ Vdc, Desired $RF_{in} = 2.441$ GHz @ $f_{dev} = 160$ kHz, Interferer $f_{dev} = 160$ kHz, Modulation = GFSK, BT = 0.5, Bit Rate = 1.0 Mbps, Modulating data for desired signal = PRBS9, Modulating data for interfering signal = PRBS15, Measured BER < 0.1%, Reference Crystal = 13 MHz, Register bit settings according to Figure 4, unless otherwise noted. Measurements made from LNAin to Recovered Data out. See Figure 3 Test Circuit.)

Characteristics	Symbol	Min	Typ	Max	Bluetooth Specification	Unit
RSSI Resolution (R4/6 and R9/8 = 1)	RSSI _{res}	–	2.0	–		dB/bit
RSSI Supply Current (R4/6 and R9/8 = 1)		–	60	–		μA

NOTE: 1. Measured at $f_2 - f_1 = 5.0$ MHz in accordance to Bluetooth specification.

Transmitter AC Electrical Specifications ($V_{CCRF} = 2.7$ Vdc, $V_{DDINT} = 2.5$ Vdc, Modulation = GFSK, BT = 0.5, Bit Rate = 1.0 Mbps, Reference Crystal = 13 MHz, Register bit settings according to Figure 4, unless otherwise noted. See Figure 3 Test Circuit.)

Characteristics	Symbol	Min	Typ	Max	Bluetooth Specification	Unit
RF Transmit Output Power $T_A = 25^\circ\text{C}$ $T_A = 85^\circ\text{C}$ $T_A = -20^\circ\text{C}$	P_{out}	– – –	2.0 0 3.0	– – –	–6.0 to 4.0	dBm
–20 dBc Occupied Bandwidth	OccBW	–	930	–	≤1000	kHz
In-Band Spurious Emissions Adjacent Channel ±2.0 MHz Offset Adjacent Channel ±3.0 MHz Offset Adjacent Channel ≥3.0 MHz Offset	Inb2 Inb3 Inbg3	– – –	–59 –65 –70	– – –	≤ –20 ≤ –40 ≤ –40	dBm
In Band Spurious Emission Exceptions	Inbex	–	0	–	≤ 3	
Out of Band Spurious Emissions 30 MHz to 1.0 GHz 1.0 to 12.75 GHz (2nd Harmonic) 1.8 to 1.9 GHz 5.15 to 5.3 GHz	Outb1 Outb2 Outb3 Outb4	– – – –	–57 –25 –58 –56	– – – –	≤ –36 ≤ –30 ≤ –47 ≤ –47	dBm
Peak Frequency Deviation	Dev	–	157.5	–	140 to 175	kHz
Minimum Frequency Deviation	DevMin	–	138	–	115	kHz
High vs Low Frequency Modulation Percentage	ModIn	–	86	–	≥ 80	%
Initial Frequency Accuracy	InitFA	–	±5.0	–	±75	kHz
Transmitter Center Frequency Drift One-slot packet Three-slot packet Five-slot packet	d1 d3 d5	– – –	±5.5 ±6.5 ±7.7	– – –	±25 ±40 ±40	kHz
Maximum Frequency Drift	Dmax	–	4.3	–	20	kHz/ 50 μS

Receiver AC Electrical Characteristics

Characteristics	Symbol	Min	Typ	Max	Unit
Maximum Usable Signal Level, $T_A = -20$ to 85°C	SENSmax	–	≥ -20	–	dBm
Receiver Blocking Performance, $T_A = 25^\circ\text{C}$					dBm
W-CDMA 1.8 GHz		–	–16	–	
W-CDMA 2.2 GHz		–	–16	–	
GSM 1.8 GHz		–	–16	–	
Co-Channel Interference @ -60 dBm, $T_A = -20$ to 85°C	C/I co	–	7.5	–	dB
Adjacent Interference, $T_A = 25^\circ\text{C}$					dB
Adjacent (± 1 MHz) Interference @ -70 dBm	C/I 1MHz	–	–8.0	–	
Adjacent (± 2 MHz) Interference @ -70 dBm	C/I 2MHz	–	–41	–	
Adjacent (≥ 3 MHz) Interference @ -77 dBm	C/I ≥ 3 MHz	–	–47	–	
Image Frequency Interference @ -77 dBm, $T_A = 25^\circ\text{C}$	C/I image	–	–17	–	dB
Adjacent Interference to In-Band Image Frequency @ -77 dBm, $T_A = 25^\circ\text{C}$	C/I image ± 1	–	–33	–	dB
LNA Input Impedance					dB
LNA Enabled	$S_{11_{en}}$	–	$-8.5 \angle -122$	–	
LNA Disabled	$S_{11_{dis}}$	–	$-4.6 \angle 27$	–	

Reference Oscillator Electrical Characteristics ($V_{CCRF} = 2.7$ Vdc, $V_{DDINT} = 2.5$ Vdc, $T_A = 25^\circ\text{C}$, Reference Crystal = 13 MHz, Register bit settings according to specified defaults, unless otherwise noted. See Figure 3 Test Circuit.)

Characteristics	Symbol	Min	Typ	Max	Unit
Crystal Frequency Range		12	–	15	MHz
External Driver Frequency Range		12	–	20	MHz
Crystal Load Capacitance		–	13	–	pF
Trim Capacitance Range		–	0 to 9.3	–	pF
Trim Capacitance Resolution		–	0.3	–	pF

SPI AC Electrical Characteristics ($V_{CCRF} = 2.7$ Vdc, $V_{DDINT} = 2.5$ Vdc, $T_A = 25^\circ\text{C}$, unless otherwise noted.)

Characteristics	Symbol	Min	Typ	Max	Unit
CE to SCK					nS
Setup Time	T_{su}	–	TBD	–	
Hold Time	T_{hold}	–	TBD	–	
SDATA to SCK					nS
Setup Time	T_{su}	–	TBD	–	
Hold Time	T_{hold}	–	TBD	–	
SCK to SDATA Propagation Delay	T_{prop}	–	TBD	–	nS
SCK Operating Frequency (50% Duty Cycle)	f_{max}	–	25	–	MHz

2 Contact Connections

Figure 2. Device Pinout




Figure 4. Register Map





MC13180E Register Address	Register Number	Byte 1											Byte 0				
		Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
S00 Programmable Reset																	
\$01	1	16 Bit Frac-N Numerator Divide Value – num															LSB
	Rx Test	0	0	1	1	0	0	1	1	1	1	1	1	1	1	1	0
	Tx Test	1	1	0	0	1	1	1	1	1	1	1	1	1	1	1	0
\$02	2	Frac-N Integer Divide Value															LSB
	Sleep Enable	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Tx Enable	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Rx Test	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Tx Test	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
\$03	3	General Purpose Output Programmable Delay															MSB
	Sleep Enable	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Tx Enable	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Rx Test	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Tx Test	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
\$04	4	General Purpose Output Select															MSB
	LNA Gain Adjust	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	PMA Gain Adjust	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	External PA Turned On First	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
\$05	5	RSSI Read Enable															MSB
	LNA Gain Adjust	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	PMA Gain Adjust	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	External PA Turned On First	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
\$06	6	DC PLL R Counter															LSB
	EPAEN = not(GPO)	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Xtal Trim	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
\$07	7	DC PLL N Counter															LSB
	MSB	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Extend Dual Port Delay Range	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Dual Port Programmable Delay For TX PLL	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
\$08	8	Transmit Synchronization Time Delay Value															MSB
	MSB	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Transmit Synchronization Time Delay Value	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
\$09	9	RSSI Enable															MSB
	MSB	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	RSSI Enable	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
\$0A	10	ROM_r1_c1															MSB
	MSB	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	ROM_r1_c1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
\$0B	11	ROM_r2_c3															MSB
	MSB	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	ROM_r2_c3	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
\$0C	12	ROM_r3_c1															MSB
	MSB	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	ROM_r3_c1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
\$0D	13	ROM_r4_c2															MSB
	MSB	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	ROM_r4_c2	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
\$0E	14	ROM_r3_c3															MSB
	MSB	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	ROM_r3_c3	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
\$0F	15	ROM_r4_c3															MSB
	MSB	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	ROM_r4_c3	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
\$10	16	ROM_r4_c4															MSB
	MSB	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	ROM_r4_c4	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
\$11	17	ROM_r4_c2															MSB
	MSB	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	ROM_r4_c2	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
\$12	18	ROM_r4_c4															MSB
	MSB	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	ROM_r4_c4	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1. Contact Definitions

Pin	Symbol/Type	Equivalent Internal Circuit	Description
1	GNDLNA		<p>GNDLNA, Negative supply GNDLNA is the ground for the LNA.</p>
2	RFIN		<p>RFIN RFIN is the RF input to the LNA. The LNA is a bipolar cascode design. The input is the base of the common emitter transistor. Minimum external matching is required to optimize the input return loss and gain. The cascode output drives the primary of an on-chip balun single-endedly.</p>
3	GNDLNA		<p>GNDLNA, Negative supply GNDLNA is the ground for the LNA.</p>
48	VCCLNA		<p>VCCLNA, Positive supply VCCLNA is taken to the incoming positive battery or regulated dc voltage through a low impedance trace on the PCB. It is decoupled to GNDLNA at the pin of the IC.</p>
4	EPAEN		<p>EPAEN External PA enable is a digital output which can be used to enable an external PA. It can be controlled via SPI or placed under sequence manager control. This output can also be used to control an external T/R switch.</p>
5	VCCPA	<p>See Figure 5.</p>	<p>VCCPA, Positive Supply VCCPA pin is taken to the incoming positive battery or regulated dc voltage through a low impedance trace on the PCB. It is decoupled to GNDPA at the pin of the IC.</p>
7	GNDPA		<p>GNDPA, Negative Supply GNDPA pin is taken to an ample dc ground plane through a low impedance path. The path should be kept as short as possible. A multi-sided PCB is implemented so that ground returns can be easily made through via holes.</p>
6	PA+		<p>PA + Positive differential PA output. An external differential-to-single-ended matching network is desired.</p>
8	PA-		<p>PA - Negative differential PA output. An external differential-to-single-ended matching network is desired.</p>

NOTE: VCC = V_{CCRF}

Table 1. Contact Definitions (continued)

Pin	Symbol/Type	Equivalent Internal Circuit	Description
9	GPO		GPO The General Purpose Output is a digital output. GPO can be controlled by the SPI or by the Sequence Manager. This signal can also be used to control an external T/R Switch.
10	EPADAC		EPADAC External PA driver. Analog output ranges from 0 to V_{CC} PA.
11	TIN +		TIN + TIN + may be selected as a point of signal injection via programming a SPI word in order to characterize a desired block or blocks. This pin is for factory use only.
12	TIN -		TIN - TIN - may be selected as a point of signal injection via programming a SPI word in order to characterize a desired block or blocks. This pin is for factory use only.
13	TOUT +		TOUT + TOUT + may be selected as a point of signal monitoring via programming a SPI word in order to characterize a desired block or blocks. This pin is for factory use only.
14	TOUT -		TOUT - TOUT - may be selected as a point of signal monitoring via programming a SPI word in order to characterize a desired block or blocks. This pin is for factory use only.
15	GNDLIM		GNDLIM, Negative supply GNDLIM is the ground for limiter.
16	VCCLIM		VCCLIM, Positive supply VCCLIM is decoupled to GNDLIM at the pin of the IC.







NOTE: $V_{CC} = V_{CCRF}$

Table 1. Contact Definitions (continued)

Pin	Symbol/Type	Equivalent Internal Circuit	Description
17	GNDDEMO		GNDDEM, Negative supply GNDDEM is the ground for demodulator.
18	VCCDEMO		VCCDEM, Positive supply VCCDEM is decoupled to GNDDEM at the pin of the IC.
19	GNDX	<p>Shown for 13 MHz reference oscillator.</p>	GNDX Reference oscillator ground.
20	BASE		BASE Reference oscillator base. The base is the reference oscillator input. An on-chip capacitor trim network is also included to allow the user to use relatively inexpensive crystals.
21	EMM		EMM Reference oscillator emitter. A bias current of 50 μ A with boost capability of 200 μ A is supplied internally to the emitter.
22	COLL		COLL Reference oscillator collector. The collector is tied to VCC. The pin of the IC is bypassed to gnd.
23	DCVCO	<p>Shown for 13 MHz reference oscillator.</p>	DCVCO Data Clock Loop Filter VCO control voltage.
24	DCCP		DCCP Data Clock Loop Filter charge pump. *Components are optional
25	VCCDC		VCCDC Data clock VCC. The pin of the IC is bypassed to gnd.
26	RTXEN		RTXEN When RTXEN is asserted (high), it controls the start of the Rx or Tx cycle. Digital input.
27	RFDATA		RFDATA This digital I/O is used for Transmit Data (input) and Received Data (output).

NOTE: VCC = V_{CCRF}

Table 1. Contact Definitions (continued)

Pin	Symbol/ Type	Equivalent Internal Circuit	Description
28	FS		FS Frame-sync digital output (used for Rx only). In Receive mode, this signal brackets a 6-bit sample frame.
29	CLK		CLK Clock associated with RF data path. Clock Frequency is 24 MHz. Digital output.
30	SCK		SCK SPI clock.
31	SDATA		SDATA SPI data. Digital input or output.
32	$\overline{\text{CE}}$		$\overline{\text{CE}}$ Chip enable is active low enable to facilitate SPI transfers. Digital input.
33	$\overline{\text{RES}}$		$\overline{\text{RES}}$ Asynchronous Digital Reset (Active Low). Resets MC13180 register settings to default. Digital Input.


NOTE: $V_{CC} = V_{CCRF}$

Table 1. Contact Definitions (continued)

Pin	Symbol/ Type	Equivalent Internal Circuit	Description
34	VDDINT		VDDINT Digital interface supply voltage. $1.65\text{ V} \leq \text{VDDINT} \leq 3.1\text{ V}$. VDDINT must, at all times, be $\leq V_{CCRF}$.
35	VDD		VDD Digital core supply. The pin of the IC is bypassed to gnd. Logic Levels are internally shifted from VDDINT to/from VDD.
36	VSS		VSS Digital ground.
38	GNDCP		GNDCP Main frac-N charge pump ground.
37	VCCCP		VCCCP Main frac-N charge pump V_{CC} . It is decoupled to GNDCP at the pin of the IC.
39	MLPF		MLPF Main frac-N loop filter (Charge Pump). * values shown for 13 MHz crystal
41	GNDPRE		GNDPRE Prescaler ground
40	VCCPRE		VCCPRE Prescaler V_{CC} . The pin of the IC is bypassed GNDPRE.
42	VCCVCO		VCCVCO VCCVCO is decoupled to GNDVCO at the pin of the IC.
43	GNDVCO		GNDVCO VCO ground.
44	GNDMOD		GNDMOD Modulation DAC ground
45	VCCMOD		VCCMOD Modulation DAC V_{CC} . The pin of the IC is bypassed to GNDMOD.
47	GNDMIX		GNDMIX Mixer ground
46	VCCMIX		VCCMIX Mixer V_{CC} . The pin of the IC is bypassed to GNDMIX.


NOTE: $V_{CC} = V_{CCRF}$

Figure 5. Equivalent Internal Circuit for Pins 5, 6, 7, and 8



3 Packaging

Figure 6. Outline Dimensions



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer. MOTOROLA and the Stylized M Logo are registered in the US Patent & Trademark Office. All other product or service names are the property of their respective owners. The Bluetooth trademarks are owned by their proprietor and used by Motorola, Inc.
© Motorola, Inc. 2001.

How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 5405, Denver, Colorado, 80217
1-303-675-2140 or 1-800-441-2447

JAPAN: Motorola Japan, Ltd.; SPS, Technical Information Center, 3-20-1, Minami-Azabu, Minato-ku,
Tokyo 106-8573 Japan. 81-3-3440-3569

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd., Silicon Harbour Centre, 2 Dai King Street,
Tai Po Industrial Estate, Tai Po, N.T., Hong Kong. 852-2668334

Technical Information Center: 1-800-521-6274

HOME PAGE: <http://motorola.com/semiconductors>

